Multilevel Inverter Based Dstatcom For Compensation of Reactive Power and Harmonics

Swathi Gopan S¹

¹(PG Scholar, Power Electronics & Drives, SCAD College of Engineering & Technology, India, Swathi24engg@gmail.com)

Abstract— A five-Level Cascaded H - bridge (CHB) Inverter as Distribution Static Compensator (DSTATCOM) is used in Power System (PS) for compensation of reactive power and harmonics. The DST ATCOM helps to improve the power factor and eliminate the Total Harmonics Distortion (THD) drawn from a Non-Liner Diode Rectifier Load (NLDRL). The D-Q reference frame theory is used to generate the reference compensating currents for DSTATCOM while Proportional and Integral (PI) control is used for capacitor dc voltage regulation. A CHB Inverter is considered for shunt compensation of a 11 kV distribution system. Finally a level shifted PWM (LSPWM) and phase shifted PWM (PSPWM) techniques are adopted to investigate the performance of CHB Inverter.

Keywords— DSTATCOM; Level shifted Pulse width modulation (LSPWM); Phase shifted Pulse width modulation (PSPWM); Proportional-Integral (PI) control; CRB multilevel inverter; D-Q reference frame theory

1.INTRODUCTION

Voltage sags are one of the most dominating power quality assets, which dragged the attention of many researchers as the sensitivity of loads are increasing due extensive usage of power electronic devices. Fault at distribution level, sudden increase of loads, motor starting are some of the causes of the voltage sags. Such sudden variations of voltage are undesirable for sensitive loads. These undesirable voltage sags can be mitigated by connecting controlled devices either in series or shunt to the load. A few of such devices are dynamic voltage restorer DSTATCOM (DVR) and (Distribution Static Compensator). Both these devices require voltage source converters to satisfactory operation. Many topologies have been proposed in recent past for voltage source converters. Multilevel inverter has drawn attention of many researchers. There are three topologies of multilevel inverters-cascaded, flying capacitor and diode clamped, each having its own advantages in various applications. Cascaded H-Bridge multilevel inverter is one of the popular converter topologies used in high-power-medium-voltage (MV) drives. H-Bridge cascaded inverter is one of the popularly used converter topology. The H Bridge cells are normally connected in cascade on their ac side to achieve medium-voltage operation and low harmonics distortion. The CHB inverter using v multilevel topology offers the following advantages.

• Its structure will be simple and requires fewer components

• Simplicity of structure so the packaging layout is much easier.

• To reaches high voltage and reduce harmonics by their own structure.

• Generates multistep staircase voltage waveform similar to pure sinusoidal output voltage by increasing the number of levels.

The Multilevel inverters require advanced PWM strategies like level shift, phase-shift or phase deposition. Among these PWM strategies phase-shifted PWM.

2. SHUNT VOLTAGE CONTROLLE [DISTRIBUTION STATIC COMPENSATOR (DSTATCOM)]

The principle of shunt voltage controller is fig1. The actual controller has the same configuration as the series controller. But instead of injecting the voltage difference between the load and the system, a current is injected which pushes up the voltage at the load terminals. The load voltage during the sag is the superposition of voltage due to the system and the voltage change due to controller. A DSTATCOM does not contain any active power storage and thus only injects or draws reactive power. Limited voltage sag mitigation is possible with the injection of reactive power, but active power is needed if both magnitude and phase angle of the pre-event voltage needs to be kept constant. A DSTATCOM consist of a five-level voltage source converter (VSC), an isolated dc energy sources and coupling transformer connected in shunt to the distribution network. The dc voltage across the storage device in to a set of three-phase ac output voltage by using VSC converters. These voltages are in phase and coupled with the ac system through the reactance of the coupling transformer. A multifunction topology which can be drawn from VSC connected in shunt with the ac system.



Fig.1. Schematic diagram of DSTATCOM



The multifunction topology can be achieved from VSC connected in shunt with the ac system which can be used for up to three quite distinct purposes.

- Power factor correction
- Current harmonics elimination
- Voltage regulation and compensate of reactive Power.

Fig.1 the shunt injected current Ish corrects the voltage sag by adjusting the voltage drop across the system impedance Zth. The value of Ish can be controlled by adjusting the output voltage of the converter. In DSTATCOM the voltage sag correction depends on the value of Z_{th} (or) fault level of the load bus. The desired voltage correction can be achieved without injected any active power in to the system. When Ish minimized, the same voltage correction can be achieved with minimum apparent power injection in to the system.

3. CONTROLLER

The aim of the control scheme is to maintain constant voltage magnitude at the point where a sensitive load is connected, under system disturbances. The control system only measures the rms voltage at the load point, i.e., no reactive power measurements are required. The VSC switching strategy is based on a sinusoidal PWM technique which offers simplicity and good response. Since custom power is a relatively low-power application, PWM methods offer a more flexible option than the Fundamental Frequency Switching (FFS) methods favored in FACTS applications. Besides, high switching frequencies can be used to improve on the efficiency of the converter, without incurring significant switching losses. The controller input is an error signal obtained from the reference voltage and the value rms of the terminal voltage measured. Such error is processed by a PI controller the output is the angle δ , which is provided to the PWM signal generator. It is important to note that in this case, indirectly controlled converter, there is active and reactive power exchange with the network simultaneously: an error signal is obtained by comparing the reference voltage with the rms voltage measured at the load point. The PI controller process the error signal generates the required angle to drive the error to zero, i.e., the load rms voltage is brought back to the reference voltage.



Fig.2.PI Controller of DSTATCOM

4. MODULATION STRATEGY

Usually stair case modulation is commonly used for cascaded H-bridge converters. For SCM, the switching instants of each module are calculated offline to attenuate certain harmonics .In that case dc link voltage has to be varied in accordance to the desired ac output voltage. Due to bulk dc link voltage dynamic response slows down. As

IJREE - International Journal of Research in Electrical Engineering Volume: 02 Issue: 02 2015 www.researchscript.com

the voltage sag duration ranges from half cycle to 30 cycles, fast dynamic response is required for the DVR application. Based on this consideration, Phase shifted PWM modulation scheme is adopted to maintain a relatively constant dc link voltage while achieving the fast dynamic response required of the output voltage by varying modulation index .Multilevel inverters require carrier based modulation schemes due to higher levels. The carrier-based modulation schemes for multilevel inverters are classified as phase shifted and level-shifted modulations. Multilevel inverter with m voltage levels requires (m-1) triangular carriers. In the phase-shifted multicarrier modulation, all the triangular carriers have the same frequency and the peak-peak amplitude with phase shift between any two adjacent carrier waves given by

$$\phi = \frac{360}{m-1}$$

The modulating angle is applied to the PWM generators in phase A. The angles for phases B and C are shifted by 240^{0} and 120^{0} , respectively. It can be seen in that the control implementation is kept very simple by using only voltage measurements as the feedback variable in the control scheme. The speed of response and robustness of the control scheme are clearly shown in the simulation results.

A. Cascaded H-Bridge Multilevel Inverter

The number of output voltage levels of CHB is given by 2n+1 and voltage step of each level is given by Vdc/2n, where n is number of R-bridges connected in cascaded. The switching mechanism for 5-level CHB inverter is shown in table-1.



Fig.3. Circuit Diagram of 5-level CHB Inverter model

TABLE I. SWITCHING TABLE FOR 5-LEVEL CHB INVERTER

Switches Turn ON	Voltage Level
S1,S2	Vdc
\$1,\$2,\$5,\$6	2Vdc



S4,D2,S8,D6	0
\$3,\$4	-Vdc
\$3,\$4,\$7,\$8	-2Vdc

B.PWM Techniques for CHB Inverter 1.Phase Shifted Carrier PWM (PSCPWM)

Fig-4 shows the Phase shifted carrier pulse width modulation. Each cell is modulated independently using sinusoidal unipolar pulse width modulation and bipolar pulse width modulation respectively, providing an even power distribution among the cells. A carrier phase shift of 1800 /m (No. of levels) for cascaded inverter is introduced across the cells to generate the stepped multi level output waveform with lower distortion.



Fig.4. Phase Shifted Carrier PWM

2.Level Shifted Carrier PWM(LSCPWM)

Fig-5 shows the Level shifted carrier pulse width modulation. Each cell is modulated independently using sinusoidal unipolar width modulation and bipolar pulse pulse width modulation respectively, providing an even power distribution among the cells. A carrier Level shift by 1/m (No. of levels) for cascaded inverter 1S introduced across the cells to generate the stepped multilevel output waveform with lower distortion.



Fig.5.Level Shifted Carrier PWM

5.MATLAB/SIMULINK SIMULATION RESULTS

MODELING AND

Fig.6.shows the Matab/Simulink power circuit model of DSTATCOM. It consists of five blocks named as source block, non linear load block, control block, APF block and measurements block. The system parameters for simulation study are source voltage of 11 kv, 50 Hz AC supply, DC bus capacitance 1550e⁻⁶ F, Inverter series inductance 10 mH, Source resistance of 0.1 ohm and inductance of 0.9 mH ,Load resistance and inductance are chosen as 30mH and 60 ohms respectively.



Fig.6.MATLAB/Simulink Power Circuit Model

Fig.7. shows the phase voltages of five level output of phase shifted carrier PWM inverter.



Fig .7.Five level PSCPWM output



Fig.8. Load Voltage





Fig.9. Load Current

The three phase source currents and load currents respectively with DSTATCOM. It is clear that with DSTATCOM even though load current is non sinusoidal source currents are sinusoidal. The THD of source current without DST ACOM is 7.49%, while that of load current is 3.76%.



Fig.10. Harmonic spectrum of Load Voltage



Fig.11. Harmonic spectrum of load current

6.CONCLUSION

The cascaded 5 level inverter topology has been presented for shunt active power filter (DSTATCOM). The advanced pulse width modulation technique (PSPWM) is used for 5 level inverter. The Cascaded H-bridge multilevel topology is shown as one of the more suitable topologies for reactive power compensation applications. The evolution on the power semiconductor technologies has allowed the increase of switching frequencies and the use of PWM modulation techniques. The advantages of cascaded inverter in modeling of DSTATCOM are presented clearly. The following observations are made based on simulation results.

• With cascaded multilevel inverter dc voltage requirement can be reduced, i.e with low dc voltage higher ac voltages can be produced.

• As dc voltage requirement is less, the proposed topology is more economical.

• Filter at the output of the inverter can be eliminated with multilevel topology further reducing the cost of the filter.

• The total harmonic distortion is well within the acceptable limits

A DSTATCOM with five level CHB inverter is investigated. Mathematical model for single H-Bridge inverter is developed which can be extended to multi H Bridge. The source voltage, load voltage, source current, load current, power factor simulation results under nonlinear loads are presented. Finally Matlab/Simulink based model is developed and simulation results are presented.

REFERENCES

[I] K.A Corzine. and Y.L Familiant, "A New Cascaded Multi-level HBridge Drive:' IEEE Trans. Power.Electron .• vol. I 7. no. I. pp. I 25-I 3 I. Jan 2002.

[2] J.S.Lai. and F.Z.Peng "Multilevel converters - A new bread of converters, "IEEE Trans. Ind.Appli .• vo1.32. no.3. pp.S09-S17. May/ Jun. 1996.

[3] T.A.Maynard. M.Fadel and N.Aouda. "Modelling of multilevel converter:' IEEE Trans. Ind.Electron .• vo1.44. pp.3S6-364. Jun. I 997.

[4] P.Bhagwat. and V.R.Stefanovic. "Generalized structure of a multilevel PWM Inverter:' IEEE Trans. Ind. Appln, VoI.IA-19. no.6, pp. I OS7-1069, Nov.!Dec .. 1983.

[S] J.Rodriguez. Jih-sheng Lai, and F Zheng peng, "Multilevel Inverters; A Survey of Topologies, Controls, and Applications," IEEE Trans. Ind. Electron., vol.49, n04., pp.724-738. Aug.2002.

[6] Roozbeh Naderi, and Abdolreza rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," IEEE Trans. Power.Electron., vo1.23, no.3, pp. I 257-I 269. May.2008.

[7] Bhim Singh, Kamal AlHaddad & Ambrish Chandra, 1999, A Review of Active Filter for Power Quality Improvements, IEEE Trans on Industrial Electronics, 46(S), pp.960970

[8] Mauricio Angulo, Pablo Lezana, Samir Kouro, Jos'e Rodr'lguez and Bin Wu, "Level-shifted PWM for Cascaded Multilevel Inverters with Even Power Distribution" IEEE Power Electronics specialist conference, 17-21 june 2007, pp.2373-2378.

[9] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp.

SCRI

[10]. Al-Hadidi and Menzies. "Investigation of a cascaded multilevel inverter as an STATCOM". IEEE. Power Eng.Soc.General Meeting.2003, July 3-17,1:193-193.DOI:10.1109/PES 2003.1267164

[11] SNV Ganesh, Ramesh reddy and B V Shankar ram, "A Neuro control strategy for cascaded multilevel inverter based DYNAMIC VOLTAGE RESTORER", IJEPE,2009, Medwell Journals, Vol 4, issue 3, pp- 208-214.

[12] E.Acha,M.Madrigal., "Modelling of custom power equipment using Harmonic Domain techniques" ,IEEE,2000 ,PP:264-270

[13] R.Mienski., "Shunt compensation for power quality improment using a STATCOM controller: modeling and simulation", IEEE. proc. Gener .tran.distib.,151:2

[14] Kazmier Koloski and Malesani,. "Current control techniques for three phase voltage source pwm converters. A Survey" IEEE. Trans. Ind. Elect., 1998, 45(5): 691-03.DOI:10.1109/41720325

[15] Loh , a,b "Reduced common mode carrier –based modulation strategies for cascaded multi level inverters".IEEE.37th IAS Ann .Meeting, 3:2002-2009.DOI:10.10.1109/IAS.2002.1043807

[16] Rendusara "Analysis of common mode voltage neutral shift In medium voltage pwm adjustable speed Drives (MVASD)systems".IEEE.Trans.power Elect, 2000, 15:1124-1133.DOI:10 1109/63 892827

[17] Z hang "A Multilevel inverter modulation schemes to eliminate common-mode voltages.IEEE.Trans. 2000, Ind Appl 36:1645-1653 DOI:10 1109/28 887217

[18] Corzine K A "A hysteresis current-regulated control for multi –level devices" IEEE Trans. Energy conv,2000, 15:169-175 DOI:10 1109160 866995

[19] Buso " A dead beat adaptive hysteresis current control " IEEE. Trans.Ind Appl,2000, 36:1174- 1180.DOI:10 1109/28 85597.

[20]J. A. Barrena, S. Aurtenetxea, J. M. Canales, M. A. Rodriguez, and L. Marroyo, "Design, Analysis and Comparison of Multilevel Topologies for DSTATCOM Applications" EPE'05, Dresden, Germany, 2005.

[21] J. A. Barrena, L. Marroyo, M. A. Rodríguez, O. Alonso, and J. R. Torrealday, "DC Voltage Balancing for PWM Cascaded H-Bridge Converter Based STATCOM" IECON'06, Paris, France, 2006.

[22] J. A. Barrena, L. Marroyo, M. A. Rodríguez, O. Alonso, and J. R. Torrealday, "DC Voltage Balancing for PWM Cascaded H-BridgeConverter Based STATCOM" IECON'06, Paris, France, 2006.

[23] J. A. Barrena.; L. Marroyo; M. A. Rodriguez and J. R. Torrealday, "A novel PWM modulation strategy for DC voltage balancing incascaded H-bridge multilevel converters" EUROCON'07'. Warsaw, Poland, sept. 2007.